Scaling and Integration of High Speed Electronics and Optomechanical Systems (Selected Topics in Electronics and Systems) by Magnus Willander & Håkan Pettersson

Scaling and Integration of High Speed Electronics and Optomechanical Systems (Selected Topics in Electronics and Systems) by Magnus Willander & Håkan Pettersson

Author:Magnus Willander & Håkan Pettersson
Language: eng
Format: azw3
ISBN: 9789813225411
Publisher: World Scientific Publishing Co Pte Ltd
Published: 2017-04-19T04:00:00+00:00


87.A. P. Jacob, M. K. Akarvardar, J. Fronheiser and W. P. Maszara, Methods of forming replacement fins for a FinFET semiconductor device by performing a replacement growth process, US Patent 9240342 (2016).

88.J Fronheiser, M. K. Akarvardar, A. P. Jacob and S Bentley, Method to form defect free replacement fins by H2 anneal, US Patent 9165837 (2015).

89.W.P. Maszara, A. P. Jacob, NV LiCausi, J. A. Fronheiser and K. Akarvardar, Methods of forming FinFET devices with alternative channel materials, US Patent 8580642 (2013).

90.W. P. Maszara, A. P. Jacob, N.V. LiCausi, J. A. Fronheiser and K. Akarvardar, Methods of forming FinFET devices with alternative channel materials, US Patent 8673718 (2014).

91.A. P. Jacob, W. P. Maszara and J. A. Fronheiser, Channel cladding last process flow for forming a channel region on a FinFET device, US Patent 9362405 (2016).

92.Y. Qi, A. P. Jacob, J. A. Fronheiser, M. K Akarvardar and D. P. Brunco, Methods of forming epitaxial semiconductor cladding material on fins of a FinFET semiconductor device, US Patent 14/267634 (2014).

93.R. Xie, P. Montanini, K. Akarvardar, N. Tripathi, B. Haran, S. Johnson, T. Hook, B. Hamieh, D. Corliss, J. Wang, X. Miao, J. Sporre, J. Fronheiser, N. Loubet, M. Sung, S. Sieg, S. Mochizuki, C. Prindle, S. Seo, A. Greene, J. Shearer, A. Labonte, S. Fan, L. Liebmann, R. Chao, A. Arceo, K. Chung, K. Cheon, P. Adusumilli, H.P. Amanapu, Z. Bi, J. Cha, H.-C. Chen, R. Conti, R. Galatage, O. Gluschenkov, V. Kamineni, K. Kim, C. Lee, F. Lie, Z. Liu, S. Mehta, E. Miller, H. Niimi, C. Niu, C. Park, D. Park, M. Raymond, B. Sahu, M. Sankarapandian, S. Siddiqui, R. Southwick, L. Sun, C. Surisetty, S. Tsai, S. Whang, P. Xu, Y. Xu, C. Yeh, P. Zeitzoff, J. Zhang, J. Li, J. Demarest, J. Arnold, D. Canaperi, D. Dunn, N. Felix, D. Gupta, H. Jagannathan, S. Kanakasabapathy, W. Kleemeier, C. Labelle, M. Mottura, P. Oldiges, S. Skordas, T. Standaert, T. Yamashita, M. Colburn, M. Na, V. Paruchuri, S. Lian, R. Divakaruni, T. Gow, S. Lee, A. Knorr, H. Bu and M. Khare, A 7nm FinFET Technology Featuring EUV Patterning and Dual Strained High Mobility Channels, IEEE International Elec. Dev. Meet. (IEDM) Tech. Dig., 2.7.1-2.7.4 (2016).

94.J. Park and C. Hu, Air-Spacer MOSFET With Self-Aligned Contact for Future Dense Memories, IEEE Elec. Dev. Lett., 30(12), 1368-1370 (2009).

95.S. S. Mujumdar, Strain Engineering For Strained P-Channel Non-Planar Tri-Gate Field Effect Transistors, MS Thesis, The Pennsylvania State University (2011).

96.S.-C. Seo, L. F. Edge, S. Kanakasabapathy, M. Frank, A. Inada, L. Adam, M. M. Wang, K. Watanabe, P. Jamison, K. Ariyoshi, M. Sankarapandian, S. Fan, D. Horak, J. T. Li, T. Vo, B. Haran, J. Bruley, M. Hopstaken, S. L. Brown, J. Chang, E. A. Cartier, D.-G. Park, J. H. Stathis, B. Doris, R. Divakaruni, M. Khare, V. Narayanan and V. K. Paruchuri, Full Metal Gate with Borderless Contact for 14 nm and Beyond, IEEE Symp. Very large Scale Integration (VLSI Symp). Tech. Dig., 36-37 (2011).

97.C.-H. Jan, U. Bhattacharya, R. Brain, S.-J. Choi, G. Curello, G. Gupta, W. Hafez, M.



Download



Copyright Disclaimer:
This site does not store any files on its server. We only index and link to content provided by other sites. Please contact the content providers to delete copyright contents if any and email us, we'll remove relevant links or contents immediately.