Computing with Memory for Energy-Efficient Robust Systems by Somnath Paul & Swarup Bhunia

Author:Somnath Paul & Swarup Bhunia
Language: eng
Format: epub
Publisher: Springer New York, New York, NY

6.

J. Cong, Y. Ding, “On Area/Depth Trade-Off in Lut-Based FPGA Technology Mapping”, in Design Automation Conference, 1993

Somnath Paul and Swarup BhuniaComputing with Memory for Energy-Efficient Robust Systems201410.1007/978-1-4614-7798-3_10© Springer Science+Business Media New York 2014

10. Application Mapping to MBC Hardware

Somnath Paul1 and Swarup Bhunia2

(1)Intel Labs, Hillsboro, OR, USA

(2)Department of EECS, Case Western Reserve University, Cleveland, OH, USA

Abstract

This chapter describes the key steps in mapping the CDFG output after partitioning and fusion to the MBC hardware. A description for the MBC hardware serves as an input to the backend of the software flow. The number of MLB resources and their organization dictate the decisions made by the flow during scheduling, resource allocation, placement and routing. The output from the backend is a bitfile which can be directly loaded into the MBC hardware. The flow is also capable of estimating the power and performance of the input application, provided the power and performance for the individual MLBs and the programable interconnect is provided as an input to the flow.

Download

Copyright Disclaimer:
This site does not store any files on its server. We only index and link to content provided by other sites. Please contact the content providers to delete copyright contents if any and email us, we'll remove relevant links or contents immediately.